Nvidia is hiring a
Senior ASIC Timing Engineer
We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you are looking for a challenging and exciting role in raising frequency of NVIDIA's designs and if you are a self-starter and highly motivated individual who loves to collaborate and find solutions to hard technical problems, join us today!
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.
What you'll be doing:
Develop and execute timing closure plans for Nvidia's next generation of CPU, GPU or SOC designs.
Owning STA of large subsystems and full chip designs or at block-level with additional responsibilities for block level synthesis/optimization
You will be responsible for all aspects of timing including, timing analysis and closure, timing environment, setting up constraints and defining the timing methodology for the next generation of designs.
Finding the right tradeoffs and balance between frequency and power/area/congestions/yield/etc.
What we need to see:
BS (or equivalent experience) in Electrical or Computer Engineering with 5 years experience or MS (or equivalent experience) with 2 years experience in ASIC Design and Timing
Great understanding of timing and physical design fundamentals
Hands-on experience in ASIC timing closure at full chip or subsystem level with a good understanding of RTL/logic design skills as well as physical design/circuit skills for timing closure.
Excellent problem solving and debugging skills for timing issues, timing constraints and clocking.
Expertise in STA tools and methodologies for timing closure with a good understanding of deep sub-micron process effects.
Strong background and experience in timing constraints generation, analysis and debug including SDCs.
Knowledge of timing corners/modes, process variations and signal integrity related issues and modeling.
Familiarity with logic synthesis, equivalence checking, DFT, Floorplanning, Place & Route, and ECO implementation methodology and tools
Proficiency in programming and scripting languages, such as, Perl, Tcl, Python, etc. and ability to understand and improve existing flows and methodologies.
Strong interpersonal and communication skills and ability to collaborate with cross-functional teams.
Ways to stand out from the crowd:
Deep understanding of CPU, GPU, SOC architecture and designs as well as ability to plan and craft timing critical paths.
Background and expertise in very high frequency design closure.
Ability to develop new methodologies/flows as well as workflows to aid timing convergence.
NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and talented people in the world working for us. If you're creative and autonomous, we want to hear from you.The base salary range is $124,000 - $247,250. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
You will also be eligible for equity and benefits.
Please mention that you found the job on ARVR OK. Thanks.